



"Full Bridge" FREDFET MTP (Power MOSFET), 31 A



MTP

FEATURES

- Low on-resistance
- High performance optimized built-in fast recovery diodes
- Fully characterized capacitance and avalanche voltage and current
- Al₂O₃ DBC
- Very low stray inductance design for high speed operation
- UL approved file E78996 
- Compliant to RoHS directive 2002/95/EC



RoHS
COMPLIANT

PRODUCT SUMMARY	
V _{DSS}	500 V
R _{DS(on)}	0.25 Ω
I _D	31 A
Type	Modules - MOSFET
Package	MTP

BENEFITS

- Low gate charge Q_g results in simple drive requirement
- Improved gate, avalanche and dynamic dV/dt ruggedness
- Low t_{rr} and soft diode reverse recovery
- Optimized for welding, UPS and SMPS applications
- Outstanding ZVS and high frequency operation
- Direct mounting to heatsink
- PCB solderable terminals
- Very low junction to case thermal resistance

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	SYMBOL	TEST CONDITIONS	MAX.	UNITS
Continuous drain current at V _{GS} 10 V	I _D	T _C = 25 °C	31	A
		T _C = 100 °C	19	
Pulsed drain current	I _{DM} ⁽¹⁾		124	
Maximum power dissipation	P _D	T _C = 25 °C	1140	W
		T _C = 100 °C	456	
Gate to source voltage	V _{GS}		± 30	V
RMS isolation voltage	V _{ISOL}	Any terminal to case, t = 1 min	2500	
Peak diode recovery dV/dt	dV/dt ⁽²⁾		15	V/ns
Operating junction temperature range	T _J		- 55 to + 150	°C
Operating storage temperature range	T _{Stg}		- 55 to + 125	°C

Notes

⁽¹⁾ Repetitive rating; pulse width limited by maximum junction temperature

⁽²⁾ I_{SD} ≤ 31 A, di/dt ≤ 340 A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ 150 °C

ELECTRICAL CHARACTERISTICS (T _J = 25 °C unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Drain to source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA	500	-	-	V
Temperature coefficient of breakdown voltage	ΔV _{(BR)DSS} /ΔT _J	I _D = 4 mA, reference to T _J = 25 °C	-	0.48	-	V/°C
Static drain to source on-resistance	R _{DS(on)} ⁽¹⁾	V _{GS} = 10 V, I _D = 19 A	-	0.19	0.22	Ω
		V _{GS} = 10 V, I _D = 31 A	-	0.21	0.25	
Gate threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	3.0	-	6.0	V
Drain to source leakage current	I _{DSS} ⁽²⁾	V _{DS} = 500 V, V _{GS} = 0 V	-	-	50	μA
		V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C	-	-	2	mA
Gate to source forward leakage	I _{GSS}	V _{GS} = 30 V	-	-	150	nA
Gate to source reverse leakage		V _{GS} = -30 V	-	-	-150	

Notes


(1) Pulse width ≤ 400 μs, duty cycle ≤ 2 %

(2) I_{CEs} includes also opposite leg overall leakage

DYNAMIC CHARACTERISTICS (T _J = 25 °C unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Forward transconductance	g _{fs}	V _{DS} = 50 V, I _D = 19 A	-	26	-	S
Total gate charge	Q _g ⁽¹⁾	I _D = 31 A V _{DS} = 400 V V _{GS} = 10 V	-	105	160	nC
Gate to source charge	Q _{gs} ⁽¹⁾		-	36	55	
Gate to drain ("Miller") charge	Q _{gd} ⁽¹⁾		-	46	70	
Turn-on delay time	t _{d(on)}	I _D = 31 A V _{DS} = 250 V V _{GS} = 10 V R _g = 4.3 Ω	-	49	74	ns
Turn-off delay time	t _{d(off)}		-	80	120	
Rise time	t _r		-	165	250	
Fall time	t _f		-	76	115	
Input capacitance	C _{iss}	V _{GS} = 0 V	-	4808	7210	pF
Output capacitance	C _{oss}	V _{DS} = 25 V	-	1165	1750	
Reverse transfer capacitance	C _{rss}	f = 1.0 MHz	-	40	60	

Note

(1) Pulse width ≤ 400 μs, duty cycle ≤ 2 %

DIODE CHARACTERISTICS (T _J = 25 °C unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Continuous source current (body diode)	I _S	MOSFET symbol showing the integral reverse p-n junction diode 	-	-	31	A
Pulsed source current (body diode)	I _{SM} ⁽¹⁾		-	-	124	
Diode forward voltage	V _{SD} ⁽²⁾	T _J = 25 °C, I _S = 31 A, V _{GS} = 0 V	-	1.01	1.1	V
Reverse recovery time	t _{rr}	T _J = 125 °C, I _F = 31 A; dI/dt = 100 A/μs ⁽²⁾	-	252	378	ns
Reverse recovery charge	Q _{rr}		-	1619	2428	nC

Notes

(1) Repetitive rating; pulse width limited by maximum junction temperature

(2) Pulse width ≤ 400 μs, duty cycle ≤ 2 %



AVALANCHE CHARACTERISTICS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Single pulse avalanche energy	$E_{AS}^{(1)}$	-	-	493	mJ
Avalanche current	$I_{AR}^{(2)}$	-	-	31	A
Repetitive avalanche energy	$E_{AR}^{(2)}$	-	-	114	mJ

Notes

(1) Starting $T_J = 25\text{ }^\circ\text{C}$, $L = 1.0\text{ mH}$, $R_g = 25\text{ }\Omega$, $I_{AS} = 31\text{ A}$

(2) Repetitive rating; pulse width limited by maximum junction temperature

THERMAL - MECHANICAL SPECIFICATIONS						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Operating junction temperature range	T_J		- 40	-	150	$^\circ\text{C}$
Storage temperature range	T_{Stg}		- 40	-	125	
Junction to case per MOSFET	R_{thJC}		-	-	0.44	$^\circ\text{C/W}$
Case to sink	R_{thCS}	Heatsink compound thermal conductivity = 1 W/mK	-	0.06	-	
Clearance ⁽¹⁾		External shortest distance in air between 2 terminals	5.5	-	-	mm
Creepage ⁽¹⁾		Shortest distance along external surface of the insulating material between 2 terminals	8	-	-	
Weight			-	66	-	g

Note

(1) Standard version only i.e. without optional thermistor




Fig. 1 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 2 - Typical Output Characteristics




Fig. 5 - Typical Capacitance vs. Drain to Source Voltage




Fig. 3 - Typical Transfer Characteristics




Fig. 6 - Typical Gate Charge vs. Gate to Source Voltage




Fig. 7 - Typical Source Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction to Case




Fig. 12a - Maximum Avalanche Energy vs. Drain Current




Fig. 12b - Unclamped Inductive Test Circuit




Fig. 12c - Unclamped Inductive Waveforms

"Full Bridge" FREDFET MTP
(Power MOSFET), 31 A

Vishay Semiconductors




Fig. 13a - Gate Charge Test Circuit




Fig. 13b - Basic Gate Charge Waveform





Fig. 14 - Peak Diode Recovery dV/dt Test Circuit



(1) $V_{GS} = 5V$ for logic level devices

Fig. 15 - For N-Channel Power MOSFETs




Fig. 16 - Electrical diagram

ORDERING INFORMATION TABLE

Device code	19	MT	050	X	F	A	PbF
	①	②	③	④	⑤	⑥	⑦

- 1** - Current rating
- 2** - Essential part number
- 3** - Voltage code (050 = 500 V)
- 4** - Speed/type (X = Power MOSFET)
- 5** - Circuit configuration
(F = Full bridge - see Circuit Configuration table)
- 6** - A = Al₂O₃ DBC substrate
- 7** - PbF = Lead (Pb)-free

CIRCUIT CONFIGURATION		
CIRCUIT	CIRCUIT CONFIGURATION CODE	CIRCUIT DRAWING
Full bridge	F	

LINKS TO RELATED DOCUMENTS	
Dimensions	www.vishay.com/doc?95245



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.